


AX2/7 SYSTEM DIAGRAM



01




PROJECT : AX2/7
Quanta Computer Inc.

PV,delete all external clock GEN reserve material





PROJECT : AX2/7
Quanta Computer Inc.


Size Custom	Document Number Clock Generator	Rev 1A
Date: Wednesday, December 23, 2009 Sheet 2 of 42		




MV can remove reserve for debug



Serial VID






HDT Connector



VFIX MODE VID Override table (VDD)


SVC	SVD	Output Voltage
0	0	1.1V
0	1	1.0V
1	0	0.9V
1	1	0.8V



PROJECT : AX2/7
Quanta Computer Inc.


Size Custom	Document Number S1G4 HT,CTL I/F 1/3	Rev 1A
Date: Thursday, December 24, 2009 Sheet 3 of 42		







DECOUPLING BETWEEN PROCESSOR AND DIMMs PLACE CLOSE TO PROCESSOR AS POSSIBLE

For fix HyperTransport nets across plane splits



NB5/RD2





HT_CPU_NB_CAD_H[15..0] HT_CPU_NB_CAD_H[15..0] 3
 HT_CPU_NB_CAD_L[15..0] HT_CPU_NB_CAD_L[15..0] 3
 HT_CPU_NB_CLK_H[1..0] HT_CPU_NB_CLK_H[1..0] 3
 HT_CPU_NB_CLK_L[1..0] HT_CPU_NB_CLK_L[1..0] 3
 HT_CPU_NB_CTL_H[1..0] HT_CPU_NB_CTL_H[1..0] 3
 HT_CPU_NB_CTL_L[1..0] HT_CPU_NB_CTL_L[1..0] 3
 HT_NB_CPU_CAD_H[15..0] HT_NB_CPU_CAD_H[15..0] 3
 HT_NB_CPU_CAD_L[15..0] HT_NB_CPU_CAD_L[15..0] 3
 HT_NB_CPU_CLK_H[1..0] HT_NB_CPU_CLK_H[1..0] 3
 HT_NB_CPU_CLK_L[1..0] HT_NB_CPU_CLK_L[1..0] 3
 HT_NB_CPU_CTL_H[1..0] HT_NB_CPU_CTL_H[1..0] 3
 HT_NB_CPU_CTL_L[1..0] HT_NB_CPU_CTL_L[1..0] 3

HT_CPU_NB_CAD_H0 Y25
 HT_CPU_NB_CAD_L0 Y24
 HT_CPU_NB_CAD_H1 V22
 HT_CPU_NB_CAD_L1 V23
 HT_CPU_NB_CAD_H2 V25
 HT_CPU_NB_CAD_L2 V24
 HT_CPU_NB_CAD_H3 U24
 HT_CPU_NB_CAD_L3 U25
 HT_CPU_NB_CAD_H4 T25
 HT_CPU_NB_CAD_L4 T24
 HT_CPU_NB_CAD_H5 P23
 HT_CPU_NB_CAD_L5 P22
 HT_CPU_NB_CAD_H6 P25
 HT_CPU_NB_CAD_L6 P24
 HT_CPU_NB_CAD_H7 N24
 HT_CPU_NB_CAD_L7 N25

PART 1 OF 6

HYPER TRANSPORT CPU I/F

HT_CPU_NB_CAD_H8 AC24
 HT_CPU_NB_CAD_L8 AC25
 HT_CPU_NB_CAD_H9 AB25
 HT_CPU_NB_CAD_L9 AB24
 HT_CPU_NB_CAD_H10 AA24
 HT_CPU_NB_CAD_L10 AA25
 HT_CPU_NB_CAD_H11 Y22
 HT_CPU_NB_CAD_L11 Y23
 HT_CPU_NB_CAD_H12 W21
 HT_CPU_NB_CAD_L12 W20
 HT_CPU_NB_CAD_H13 V21
 HT_CPU_NB_CAD_L13 V20
 HT_CPU_NB_CAD_H14 U20
 HT_CPU_NB_CAD_L14 U21
 HT_CPU_NB_CAD_H15 U19
 HT_CPU_NB_CAD_L15 U18

HT_RXCAD0P D24
 HT_RXCAD0N D25
 HT_RXCAD1P E24
 HT_RXCAD1N E25
 HT_RXCAD2P F24
 HT_RXCAD2N F25
 HT_RXCAD3P G22
 HT_RXCAD3N G23
 HT_RXCAD4P H23
 HT_RXCAD4N H22
 HT_RXCAD5P J25
 HT_RXCAD5N J24
 HT_RXCAD6P K25
 HT_RXCAD6N K24
 HT_RXCAD7P K23
 HT_RXCAD7N K22

HT_RXCAD8P G21
 HT_RXCAD8N G20
 HT_RXCAD9P H21
 HT_RXCAD9N H20
 HT_RXCAD10P J20
 HT_RXCAD10N J21
 HT_RXCAD11P K17
 HT_RXCAD11N K18
 HT_RXCAD12P L19
 HT_RXCAD12N L18
 HT_RXCAD13P M19
 HT_RXCAD13N M18
 HT_RXCAD14P P21
 HT_RXCAD14N P20
 HT_RXCAD15P R18
 HT_RXCAD15N R17

signals	RS880	RX880
HT_TXCALP	R430 301 ohm 1%	R430 1.21k ohm 1%
HT_TXCALN		
HT_RXCALP	R434 301 ohm 1%	R434 1.21k ohm 1%
HT_RXCALN		

SPM_VREF1 M9
 SPM_VREF2 H2
 SPM_A0 N4
 SPM_A1 P6
 SPM_A2 P4
 SPM_A3 N3
 SPM_A4 P9
 SPM_A5 P3
 SPM_A6 R9
 SPM_A7 R3
 SPM_A8 T9
 SPM_A9 R4
 SPM_A10 L8
 SPM_A11 R8
 SPM_A12 N8
 SPM_A13 T4

VREFCA
 VREFDQ
 DQ0
 DQ1
 DQ2
 DQ3
 DQ4
 DQ5
 DQ6
 DQ7

SPM_DQ0
 SPM_DQ1
 SPM_DQ2
 SPM_DQ3
 SPM_DQ4
 SPM_DQ5
 SPM_DQ6
 SPM_DQ7

SPM_DQ8
 SPM_DQ9
 SPM_DQ10
 SPM_DQ11
 SPM_DQ12
 SPM_DQ13
 SPM_DQ14
 SPM_DQ15

SPM_DQ16
 SPM_DQ17
 SPM_DQ18
 SPM_DQ19
 SPM_DQ20
 SPM_DQ21
 SPM_DQ22
 SPM_DQ23

SPM_DQ24
 SPM_DQ25
 SPM_DQ26
 SPM_DQ27
 SPM_DQ28
 SPM_DQ29
 SPM_DQ30
 SPM_DQ31

SPM_DQ32
 SPM_DQ33
 SPM_DQ34
 SPM_DQ35
 SPM_DQ36
 SPM_DQ37
 SPM_DQ38
 SPM_DQ39

SPM_DQ40
 SPM_DQ41
 SPM_DQ42
 SPM_DQ43
 SPM_DQ44
 SPM_DQ45
 SPM_DQ46
 SPM_DQ47

SPM_DQ48
 SPM_DQ49
 SPM_DQ50
 SPM_DQ51
 SPM_DQ52
 SPM_DQ53
 SPM_DQ54
 SPM_DQ55

SPM_DQ56
 SPM_DQ57
 SPM_DQ58
 SPM_DQ59
 SPM_DQ60
 SPM_DQ61
 SPM_DQ62
 SPM_DQ63

SPM_DQ64
 SPM_DQ65
 SPM_DQ66
 SPM_DQ67
 SPM_DQ68
 SPM_DQ69
 SPM_DQ70
 SPM_DQ71

SPM_DQ72
 SPM_DQ73
 SPM_DQ74
 SPM_DQ75
 SPM_DQ76
 SPM_DQ77
 SPM_DQ78
 SPM_DQ79

SPM_DQ80
 SPM_DQ81
 SPM_DQ82
 SPM_DQ83
 SPM_DQ84
 SPM_DQ85
 SPM_DQ86
 SPM_DQ87

SPM_DQ88
 SPM_DQ89
 SPM_DQ90
 SPM_DQ91
 SPM_DQ92
 SPM_DQ93
 SPM_DQ94
 SPM_DQ95

SPM_DQ96
 SPM_DQ97
 SPM_DQ98
 SPM_DQ99
 SPM_DQ100
 SPM_DQ101
 SPM_DQ102
 SPM_DQ103

This block is for UMA only , DIS can remove all component

www.eletronicabr.com

PAR 4 OF 6

SPM_A0 AB12
 SPM_A1 AE16
 SPM_A2 V11
 SPM_A3 AE15
 SPM_A4 AB16
 SPM_A5 AB16
 SPM_A6 AB14
 SPM_A7 AD13
 SPM_A8 AD15
 SPM_A9 AC16
 SPM_A10 AC16
 SPM_A11 AE13
 SPM_A12 AC14
 SPM_A13 Y14

MEM_A0(NC)
 MEM_A1(NC)
 MEM_A2(NC)
 MEM_A3(NC)
 MEM_A4(NC)
 MEM_A5(NC)
 MEM_A6(NC)
 MEM_A7(NC)
 MEM_A8(NC)
 MEM_A9(NC)
 MEM_A10(NC)
 MEM_A11(NC)
 MEM_A12(NC)
 MEM_A13(NC)

MEM_DQ0(DVO_VSYNC(NC))
 MEM_DQ1(DVO_HSYNC(NC))
 MEM_DQ2(DVO_DE(NC))
 MEM_DQ3(DVO_D0(NC))
 MEM_DQ4(NC)
 MEM_DQ5(DVO_D1(NC))
 MEM_DQ6(DVO_D2(NC))
 MEM_DQ7(DVO_D4(NC))
 MEM_DQ8(DVO_D3(NC))
 MEM_DQ9(DVO_D5(NC))
 MEM_DQ10(DVO_D6(NC))
 MEM_DQ11(DVO_D7(NC))
 MEM_DQ12(NC)
 MEM_DQ13(DVO_D9(NC))
 MEM_DQ14(DVO_D10(NC))
 MEM_DQ15(DVO_D11(NC))

SPM_DQ0
 SPM_DQ1
 SPM_DQ2
 SPM_DQ3
 SPM_DQ4
 SPM_DQ5
 SPM_DQ6
 SPM_DQ7
 SPM_DQ8
 SPM_DQ9
 SPM_DQ10
 SPM_DQ11
 SPM_DQ12
 SPM_DQ13
 SPM_DQ14
 SPM_DQ15

SPM_DQ16
 SPM_DQ17
 SPM_DQ18
 SPM_DQ19
 SPM_DQ20
 SPM_DQ21
 SPM_DQ22
 SPM_DQ23
 SPM_DQ24
 SPM_DQ25
 SPM_DQ26
 SPM_DQ27
 SPM_DQ28
 SPM_DQ29
 SPM_DQ30
 SPM_DQ31

SPM_DQ32
 SPM_DQ33
 SPM_DQ34
 SPM_DQ35
 SPM_DQ36
 SPM_DQ37
 SPM_DQ38
 SPM_DQ39
 SPM_DQ40
 SPM_DQ41
 SPM_DQ42
 SPM_DQ43
 SPM_DQ44
 SPM_DQ45
 SPM_DQ46
 SPM_DQ47

SPM_BA0 AD16
 SPM_BA1 AE17
 SPM_BA2 AD17
 SPM_RAS# W12
 SPM_CAS# Y12
 SPM_WE# AD18
 SPM_CS# AB13
 SPM_CKE AB18
 SPM_ODT V14

MEM_BA0(NC)
 MEM_BA1(NC)
 MEM_BA2(NC)
 MEM_RASB(NC)
 MEM_CASB(NC)
 MEM_WEB(NC)
 MEM_CSBN(NC)
 MEM_CKEN(NC)
 MEM_ODT(NC)

MEM_DQS0P(DVO_IDCKP(NC))
 MEM_DQS0N(DVO_IDCKN(NC))
 MEM_DQS1P(NC)
 MEM_DQS1N(NC)
 MEM_DM0(NC)
 MEM_DM1(DVO_D8(NC))
 MEM_DM2(NC)
 MEM_DM3(NC)
 MEM_DM4(NC)
 MEM_DM5(NC)

SPM_DQS0P
 SPM_DQS0N
 SPM_DQS1P
 SPM_DQS1N
 SPM_DM0
 SPM_DM1
 SPM_DQS2P
 SPM_DQS2N
 SPM_DQS3P
 SPM_DQS3N
 SPM_DQS4P
 SPM_DQS4N
 SPM_DQS5P
 SPM_DQS5N

SPM_DQS6P
 SPM_DQS6N
 SPM_DQS7P
 SPM_DQS7N
 SPM_DQS8P
 SPM_DQS8N
 SPM_DQS9P
 SPM_DQS9N
 SPM_DQS10P
 SPM_DQS10N
 SPM_DQS11P
 SPM_DQS11N
 SPM_DQS12P
 SPM_DQS12N

SPM_DQS13P
 SPM_DQS13N
 SPM_DQS14P
 SPM_DQS14N
 SPM_DQS15P
 SPM_DQS15N
 SPM_DQS16P
 SPM_DQS16N
 SPM_DQS17P
 SPM_DQS17N
 SPM_DQS18P
 SPM_DQS18N

SPM_CLKP V15
 SPM_CLKN W14
 SPM_COMP1 *40.2/F 4
 SPM_COMP2 *40.2/F 4

MEM_CKPN(NC)
 MEM_CKNN(NC)
 MEM_COMP1(NC)
 MEM_COMP2(NC)
 MEM_VREF(NC)

MEM_DQS0P(DVO_IDCKP(NC))
 MEM_DQS0N(DVO_IDCKN(NC))
 MEM_DQS1P(NC)
 MEM_DQS1N(NC)
 MEM_DM0(NC)
 MEM_DM1(DVO_D8(NC))
 MEM_DM2(NC)
 MEM_DM3(NC)
 MEM_DM4(NC)
 MEM_DM5(NC)

SPM_DQS0P
 SPM_DQS0N
 SPM_DQS1P
 SPM_DQS1N
 SPM_DM0
 SPM_DM1
 SPM_DQS2P
 SPM_DQS2N
 SPM_DQS3P
 SPM_DQS3N
 SPM_DQS4P
 SPM_DQS4N
 SPM_DQS5P
 SPM_DQS5N

SPM_DQS6P
 SPM_DQS6N
 SPM_DQS7P
 SPM_DQS7N
 SPM_DQS8P
 SPM_DQS8N
 SPM_DQS9P
 SPM_DQS9N
 SPM_DQS10P
 SPM_DQS10N
 SPM_DQS11P
 SPM_DQS11N
 SPM_DQS12P
 SPM_DQS12N

SPM_DQS13P
 SPM_DQS13N
 SPM_DQS14P
 SPM_DQS14N
 SPM_DQS15P
 SPM_DQS15N
 SPM_DQS16P
 SPM_DQS16N
 SPM_DQS17P
 SPM_DQS17N
 SPM_DQS18P
 SPM_DQS18N



PROJECT : AX2/7
 Quanta Computer Inc.

Size Custom Document Number RS880-HT LINK I/F 1/5 Rev 1A
 Date: Thursday, December 24, 2009 Sheet 8 of 42

GFX_RX can remove
at next stage for MUXLESS

SI , for routing smooth
GFX_TX 0/1/3/9/10/11

UMA can remove all GFX_TX CAP


SI remove C711,C713,C710,
C712,C708,C709,C703,C704
for MUXLESS

PART 2 OF 6

PCIe I/F GFX

PEG_RX15	D4	GFX_RX0P	A5	C PEG_TX#15	C PEG_TX15	C711	*0.1U/10V_4	PEG_TX15
PEG_RX#15	C4	GFX_RX0N	B5	C PEG_TX15	C PEG_TX#15	C713	*0.1U/10V_4	PEG_TX#15
PEG_RX#14	B3	GFX_RX1P	A4	C PEG_TX#14	C PEG_TX14	C710	*0.1U/10V_4	PEG_TX14
PEG_RX14	B3	GFX_RX1P	B4	C PEG_TX14	C PEG_TX#14	C712	*0.1U/10V_4	PEG_TX#14
PEG_RX13	C2	GFX_RX1N	C3	C PEG_TX13	C708	*0.1U/10V_4	PEG_TX13	
PEG_RX#13	C1	GFX_RX2P	B2	C PEG_TX#13	C709	*0.1U/10V_4	PEG_TX#13	
PEG_RX12	E5	GFX_RX3P	D1	C PEG_TX12	C PEG_TX#12	C703	*0.1U/10V_4	PEG_TX12
PEG_RX#12	E5	GFX_RX3P	D2	C PEG_TX#12	C704	*0.1U/10V_4	PEG_TX#12	
PEG_RX11	G5	GFX_RX3N	E2	C PEG_TX11	C698	*0.1U/10V_4	PEG_TX11	
PEG_RX#11	G6	GFX_RX4P	E1	C PEG_TX#11	C696	*0.1U/10V_4	PEG_TX#11	
PEG_RX10	H5	GFX_RX4N	F4	C PEG_TX10	C691	*0.1U/10V_4	PEG_TX10	
PEG_RX#10	H6	GFX_RX5P	F3	C PEG_TX#10	C694	*0.1U/10V_4	PEG_TX#10	
PEG_RX9	J6	GFX_RX5N	F1	C PEG_TX9	C690	*0.1U/10V_4	PEG_TX9	
PEG_RX#9	J6	GFX_RX6P	F2	C PEG_TX#9	C688	*0.1U/10V_4	PEG_TX#9	
PEG_RX8	J5	GFX_RX6N	H4	C PEG_TX8	C686	*0.1U/10V_4	PEG_TX8	
PEG_RX#8	J8	GFX_RX7P	H3	C PEG_TX#8	C687	*0.1U/10V_4	PEG_TX#8	
PEG_RX7	L5	GFX_RX8P	H1	C PEG_TX7	C685	*0.1U/10V_4	PEG_TX7	
PEG_RX#7	L6	GFX_RX8N	H2	C PEG_TX#7	C682	*0.1U/10V_4	PEG_TX#7	
PEG_RX6	M8	GFX_RX9P	J2	C PEG_TX6	C679	*0.1U/10V_4	PEG_TX6	
PEG_RX5	P7	GFX_RX9N	J1	C PEG_TX#6	C676	*0.1U/10V_4	PEG_TX#6	
PEG_RX#5	M7	GFX_RX10P	K4	C PEG_TX5	C675	*0.1U/10V_4	PEG_TX5	
PEG_RX4	P5	GFX_RX10N	K3	C PEG_TX#5	C676	*0.1U/10V_4	PEG_TX#5	
PEG_RX#4	P5	GFX_RX11P	K1	C PEG_TX4	C677	*0.1U/10V_4	PEG_TX4	
PEG_RX3	M5	GFX_RX11N	K2	C PEG_TX#4	C678	*0.1U/10V_4	PEG_TX#4	
PEG_RX#3	P8	GFX_RX12P	M4	C PEG_TX3	C670	*0.1U/10V_4	PEG_TX3	
PEG_RX2	R6	GFX_RX12N	M3	C PEG_TX#3	C674	*0.1U/10V_4	PEG_TX#3	
PEG_RX#2	R5	GFX_RX13P	M1	C PEG_TX2	C669	*0.1U/10V_4	PEG_TX2	
PEG_RX1	P4	GFX_RX13N	M2	C PEG_TX#2	C687	*0.1U/10V_4	PEG_TX#2	
PEG_RX0	T4	GFX_RX14P	N2	C PEG_TX1	C662	*0.1U/10V_4	PEG_TX1	
PEG_RX#0	T3	GFX_RX14N	N1	C PEG_TX#1	C666	*0.1U/10V_4	PEG_TX#1	
		GFX_RX15P	P1	C PEG_TX0	C656	*0.1U/10V_4	PEG_TX0	
		GFX_RX15N	P2	C PEG_TX#0	C658	*0.1U/10V_4	PEG_TX#0	

Close to North Bridge



PCIe I/F GPP

PCIe I/F SB

PCE_CALRP(PCE_BCALRP)
PCE_CALRN(PCE_BCALRN)

RS880

RS880 Display Port Support (muxed on GFX)

DP0	GFX_TX0,TX1,TX2 and TX3 AUX0 and HPD0
DP1	GFX_TX4,TX5,TX6 and TX7 AUX1 and HPD1



PROJECT : AX2/7
Quanta Computer Inc.

Size Custom	Document Number RS880-PCIe I/F 2/5	Rev 1A
Date: Thursday, December 24, 2009	Sheet 9 of 42	



PLLVD18 - Graphics PLL
not applicable to RX780

PLLVD - Graphics PLL
not applicable to
RX780

AVDDI-DAC Digital
not applicable to RX780

AVDDQ-DAC Bandgap Refere
not applicable to RX780

VDDLTP18 - LVDS or DVI/HDMI PLL
not applicable to RK780

+1.8V

15 mA

+1.8V_VDDLTP18_NB

L68

PHY160808T-221Y-N(Z20,2A)

C705

2.2uH/6.3V_6

L66

PHY201209T-221Y-N(Z20,2A)

300 mA

+1.8V_VDDLTP18_NB

C706

4.7uH/6.3V_6

C700

0.1uH/10V_4

VDDLTP18 - LVDS or DVI/HDMI digital
not applicable to RK780

RS880M	
1 Disable	
0 Enable	

DYN_PWR_EN R426 2K/F_4

6

3.12 CPU_LDT_STOP#

C717
0.1uH0V_4

U10
74LVC1G07W

1 NC VCC
2 IN
3 GND OUT
4
5

+1.8V

R167
2kF_4

NB_LDT_STOP#

6

12 ALLOW_LDTSTOP

+1.8V



R137
1kF_4

R141
70_4S

NB_ALLOW_LDTSTOP

RS880M POWER TABLE

PIN NAME	RS880M	PIN NAME	RS880M
VDDHT	+1.1V	IOPLLVD	+1.1V
VDDHTRX	+1.1V	AVDD	+3.3V
VDDHTTX	+1.2V	AVDDDI	+1.8V
VDDA18PCIE	+1.8V	AVDDQ	+1.8V
VDDG18	+1.8V	PLLVD	+1.1V
VDD18_MEM	+1.8V	PLLVD18	+1.8V
VDDPCIE	+1.1V	VDDA18PCIEPLL	+1.8V
VDDC	+1.1V	VDDA18HTPLL	+1.8V
VDD_MEM	+1.8V/1.5V	VDDLTP18	+1.8V
VDDG33	+3.3V	VDDLTP18	+1.8V
IOPLLVD18	+1.8V	VDDLTP33	NC



PROJECT : AX2/7
Quantia Computer Inc.

PLACE THESE
PCIE AC
COUPLING CAPS
CLOSE TO SB

TO RS880

+1.1V_PCIE_VDDR0

SI , C404 change to
reserve only

SI , add AND gate for the reset input
of PCIE devices from AMD recommend

Place within 0.5"
of SB

SI , remove R483,R286
from AMD recommend

SI , change pull high
from +3V_VGA to
+3V_DELAY

SI , change from
VGA_RSTA to A_RST#_R

SI , change to 27P

PV,change
to short pad

PCI EXPRESS INTERFACES

PCI INTERFACE

CLOCK GENERATOR

LPC

CPU

RTC

SB800 Part 1 of 5

All the PCI bus has
build-in Pull-Up/Down
resistors

PV, change from 22p to 18p
from vendor update

SI add R615 for reserve
VGA_PWROK to BIOS

SI , change CN14 to BT1
H=4.2 footprint: "BAT-23_2-4_2"
footprint check ok


EMI suggestion



PROJECT : AX2/7
Quanta Computer Inc.

Size Custom	Document Number SB820-PCIE/CPU/LPC 1/4	Rev 1A
Date: Thursday, December 24, 2009 Sheet 12 of 42		

INTRUDER_ALERT# Left not connected (Southbridge
has 50-kohm internal pull-up to VBAT).








OVERLAP COMMON PADS WHERE
POSSIBLE FOR DUAL-OP RESISTORS.

internal have pull
Hi 10K , confirm AMD
ward this pull Hi
not need

REQUIRED STRAPS




REQUIRED STRAPS

	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	GPIO200	GPIO199
PULL HIGH	LOW POWER MODE	ALLOW PCIE Gen2 DEFAULT	Watchdog Timer Enabled	USE DEBUG STRAP	non_Fusion CLOCK MODE DEFAULT	EC ENABLED	CLKGEN ENABLED DEFAULT	H,H = Reserved H,L = SPI ROM	
PULL LOW	PERFORMANCE MODE DEFAULT	FORCE PCIE Gen1	Watchdog Timer Disabled DEFAULT	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE	EC DISABLED DEFAULT	CLKGEN DISABLED	L,H = LPC ROM (Default) L,L = FWH ROM	


DEBUG STRAPS

SB800 HAS 15K INTERNAL PU FOR PCI_AD[27:23]





	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL	DISABLE ILA AUTORUN	USE FC PLL	USE DEFAULT PCIE STRAPS	DISABLE PCI MEM BOOT
	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT

NB_PWRGD_IN:
RS780/RX780 = 1.8V; RS740 = 3.3V
Do NOT share it with SB_PWRGD when use Internal Clk Gen
(Need SB PLL initialize firstly)























AL17SZ17000 IC(5P) NL17SZ17DFT2G(SOT-353) SOT-353
ALUC1G17000 IC OTHER(5P) SN74AUC1G17DBVR(SOT23-5) SOT23-5


	PROJECT : AX2/7	
	Quanta Computer Inc.	
	Size Custom Document Number SB820-STRAPS	Rev 1A
Date: Thursday, December 24, 2009 Sheet 16 of 42		



MEM_ID[3:0]	Vendor	Type	Vendor P/N
0000	SamSung	Flash	K1V11146B-NC14
0001	SamSung	Flash	H5701G63BFP-12C
0010	Reserved		Reserved
0011	Reserved		Reserved
0100	Reserved		Reserved
0101	Reserved		Reserved
0110	Reserved		Reserved
0111	Reserved		Reserved
1000	Reserved		Reserved
1001	Reserved		Reserved
1010	Reserved		Reserved
1011	Reserved		Reserved
1100	Reserved		Reserved
1101	Reserved		Reserved
1110	Reserved		Reserved
1111	Reserved		Reserved

	PWRCTRL1	PWRCTRL0	V-CORE
L	0	0	0.9V
M	0	1	0.96V
H	1	0	1.06V
TBD	1	1	1.12V






CONFIGURATION STRAPS			RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1 = INSTALL 10K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	1
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for Desktop)	1
BIF_GEN2_EN_A	GPIO2	Enable CLKREQ# Power Management 0 - CLKREQ# power management capability is disabled 1 - CLKREQ# power management capability is enabled	0
RSVD BIF_VGA_DIS RSVD	GPIO8 GPIO9 GPIO21	VGA ENABLED	0 0 0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	0 0 1
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS	0
RSVD AUD[1] AUD[0]	GENERICC HSYNC VSYNC	AUD[1] AUD[0] 0 0 No audio function 0 1 Audio for DisplayPort and HDMI if dongle is detected 1 0 Audio for DisplayPort only 1 1 Audio for both DisplayPort and HDMI	0 0 11

AMD RESERVED CONFIGURATION STRAPS		
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET		
H2SYNC	GENERICC	
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET		
GPIO21_BB_EN		


Power Up/Down Sequence




Memory Aperture size

GPIO9 BIOSROM		GPIO13 ROMIDCFG2	GPIO12 ROMIDCFG1	GPIO11 ROMIDCFG0
0	128M	0	0	0
0	256M	0	0	1
0	64M	0	1	0
0	32M	0	1	1
0	512M	1	0	0
0	1G	1	0	1
0	2G	1	1	0
0	4G	1	1	1


It is a shared pin strap with CONFIG[2:0] if BIOS_ROM_EN is set to 0.






support 1gbt
VRAM (64M X 16)

DIVIDER RESISTORS	M93	PARK
MVREF TO 1.8V (Rd)	100R	40.2R
MVREF TO GND (Re)	100R	100R




Note 1 :Do not Install for M9X-S2/S3, Install 240 Ohms 0.5% Resistor for PARK-S3.
 Note 2 :For M9X-S2/S3,J8 Pin Connect to VSS through 240 Ohms(0.5%) resistor.
 For Park-S3,J8 Pin Connect to VSS through 150 Ohms(1%) resistor for DPC_CALR
 Note 3 :For M9X-92/93, K7 Pin (NC_MEM_CALRP1) is Not connected.
 For PARK-S3, K7 Pin (TESTEN#2) connect to TEST_EN Signal At AF24



MEMORY INTERFACE

Designator	M9X-S2 and M93-S3	Park-S3
Ra	DNI	10K
Rb	0R/Short	51R
Rc	2.2K	DNI
Ca	2.2nF	68pF



For PARK-S3 only
 For M9X-S2/S3 with
 DDR3: this pin is
 not in use.




PROJECT : AX2/7
Quanta Computer Inc.









Size Custom	Document Number PARK/MEM Interface	Rev 1A
Date: Thursday, December 24, 2009	Sheet 21	of 42

1. If LCD connector near GPU, then place these series Resistors near GPU
2. If LCD connector near N/B, then place these series Resistors near N/B



OPTION SIGNAL FROM NB to LVDS for UMA



OPTION SIGNAL FROM PARK to LVDS for discrete



CAMERA




CRT PORT

PV , change footprint to F3_2X1_65-2_8

PV , change footprint to dsusb-dsd-15aebb-15p-v-smt

R20 for UAM & MUXLESS use 140 ohm
for DIS use 150 ohm (AMD)



Note:

SD/MMC	MS	XD
SP1		XD_CD#
SP2	SD_WP	
SP3	SD_CD#	
SP4	SD_DAT1	XD_D4
SP5	MS_BS	XD_D5
SP6	MS_D1	XD_D3
SP7	SD_DAT0	XD_D6
SP8	SD_DAT7	XD_D2
SP9	MS_INS#	
SP10	SD_DAT6	XD_D7
SP11	SD_CLK	MS_SCLK
SP12	SD_DAT5	XD_D0
SP13	SD_DAT4	XD_WP#
SP14	MS_D1	XD_D3
SP15	SD_DAT3	XD_WE#
SP16	SD_DAT2	XD_RE#
SP17		XD_ALE
SP18		XD_CE#
SP19		XD_CLE

PV, change to short pad


SP7	R517	*0.4/S	MS-D0	SD-D0	XD-D6
SP6	R515	*0.4/S	MS-D1	XD-D3	SD-D1
SP8	R520	*0.4/S	MS-D2	XD-D2	
SP16	R535	*0.4/S	XD-RE#	SD-D5	
SP5	R513	*0.4/S	MS-BS	XD-D5	
SP15	R538	*0.4/S	SD-D3	XD-WE	
SP11	R521	*0.4/S	SD_CLK	MS_CLK	
SP2	R504	*0.4/S	SD_WP		
SP13	R533	*0.4/S	XD_WP#		
SP19	R541	*0.4/S	XD-CLE		
SP4	R522	*0.4/S	XD-D4		
SP10	R521	*0.4/S	MS-D3	XD-D7	
SP14	R534	*0.4/S	XD-RB#		
SP12	R528	*0.4/S	XD-D0		
SP17	R540	*0.4/S	XD-ALE		
SP18	R536	*0.4/S	XD-CE#		
SD_CMD R	R529	*0.4/S	SD-CMD		

Close to Chipset


Can not more than 10p

PV, change to short pad

Add diode for 5158E cardreader driver lost issue




ELETRONICABR.COM



5 IN1 CARD-READER (PUSH-PUSH)

Support SD/SD PRO/MMC/MS/MS PRO/xD Cards

PROJECT : AX2/7
Quanta Computer Inc.

PV , change to short pad

PV, change to reserve only

PV, delete C824

SI , remove L79,L80,L83,L84

PV , add LDO

Place near CODEC

SI , change L6,L7,L8,L9 to CX5AG601001 from EMI suggest

SPEAKER

Place near SPEAKER CONN

SI , add C42,C45,C46,C47 from EMI suggestion

SI , update footprint to 88266-020L-2P-R-SMT

Place near CODEC

PV, change to reserve only

PV , add R427

TO Internal Mic

PC-BEEP

C835 close to C820 and C820 close to chip

SI, remove U35, C681 , add D40 for audio function not stable

PV, add for test



Place Under CODEC




PROJECT : AX2/7
Quanta Computer Inc.

NB5/RD2


Size Custom	Document Number Azalia 92HD75B2X5	Rev 1A
Date: Thursday, December 24, 2009 Sheet 27 of 42		

**MIC**


CPU FAN




Modem CONN




BLUETOOTH




TOUCH PAD CONN





To TOUCH PAD SW board




SATA HDD CONNECTOR




LEFT SIDE USBX2



Right SIDE USBX1





POWER BUTTON CONNECTOR




1. +3VPCU(LIDSWITCH PWR)
2. LEDVCC(+3VPCU)
3. LIDSWITCH
4. POWERON#
5. PWRLED#
6. GND


KEYBOARD CONN








KEYBOARD PULL-UP






SATA CD-ROM




SI, delete CN13 change to ANT CONN



PV, change to reserve only




SI , enable Vari-bright
need pull low



```

MAX AKE38FP0Z00 2M byte
WINBOND AKE38FP0N01 SPI
EON AKE38ZA0Q00 BIOS
SOCKET DG008000031



```




PV, reserve for identify M93-LP VGA chip

Project Model	GPIO42
AX 14"	High
AX 15.6"	Low
AX 17.3"	Middle (1.5V)



GPIO42 control fan table





Change D12, D16 to RB500
for current loss



PV,add for EMI






 NBS/RD2	PROJECT : AX2/7 Quanta Computer Inc.		
	Size Custom	Document Number Mini CARD/LED	Revision 1A
Date: Thursday, December 24, 2009 Sheet 33 of 42			


+5V +/- 5%
 Countinue current:5A
 Peak current:6A
 OCP minimum:7.5A

+3.3V +/- 5%
 Countinue current:5A
 Peak current:6A
 OCP minimum:7.5A



NTC need place under CPU Socket
 CPU Thermal protection at 90 +/-3 degreC

DYN_PWR_EN	High	Low
+1.1V_DYN	0.95	1.1




+1.1V Volt +/- 5%
Continue current: 5A
Peak current: 7A
OCP minimum: 9A

+1.1V Volt +/- 5%
Continue current: 5A
Peak current: 7A
OCP minimum: 9A

1.2 Volt +/- 5%

Continue current: 0.3A


Peak current: 0.5A




ISL6265 Pin1	OFS	VFIXEN
1.2V	V	X
3.3V	X	V
5V	X	X


VFIXEN VID Codes


SVC	SVD	Output
0	0	1.4
0	1	1.2
1	0	1.0
1	1	0.8











	PWRCNTL1	PWRCNTL0	V-CORE
L	0	0	0.9V
M	0	1	0.96V
H	1	0	1.06V
TBD	1	1	1.12V









Power & Ground

Label	ACTIVE	Description	Control Signal
+VIN	S0, S3, S4, S5	AC ADAPTER (19V)	
+3VPCU	S0, S3, S4, S5	ALWAYS POWER (3V)	
+3V	S0		MAINON
+3VSUS	S0, S3		SUSON
+3VS5	S0, S3, S4, S5		S5_ON
+3VLAVCC	S0		LAN_POWER
+5VPCU	S0, S3, S4, S5	ALWAYS POWER (5V)	
+5V	S0		MAINON
+5V_VCC1			
+5VALW			
+10VALW			
+15VALW			
+1.8V	S0		+1.5_ON
+1.8VSUS	S0, S3		
+1.5V	S0		MAINON
+1.5VSUS	S0, S3	DDR CORE POWER	SUSON
+1.5VSUS_1			
+1.5V_VGA	S0	VGA , VRAM POWER	+1.5_ON
+1.2V	S0		VRON
+1.2VSUS	S0, S3		SUSON
+1.1V	S0	VDDPCIE - PCIE-E MAIN POWER	VRON
+1.1VS5	S0, S3, S4, S5	STANDBY POWER	S5_ON
+1.1V_DYN	S0	NB VDDC - CORE LOGIC POWER	DYN_PWR_EN
+1.05V	S0	HT POWER (1.05V)	VRON
+1.0V_VGA	S0	PARK DPX_VDD10 POWER	VRON
+2.5V	S0	CPU VDDA POWER	VR2.5_ON
+VCORE0	S0	CPU CORE POWER (?V)	VRON
+VCORE1	S0	CPU CORE POWER (?V)	VRON
+CPUVDDNB	S0	CPU VDDNB POWER	VRON
+0.75_DDR_VTT	S0	DDR COMMAND & CONTROL PULL UP POWER	SUSON
DDR_VTTREF	S0, S3	DDR REFERENCE POWER	SUSON
+VGA_CORE	S0	VGA CORE POWER	MAINON
+AVBAT	S0, S3, S4, S5	RTC & KBC POWER (3_3V)	

SMBUS

DEVICE	ADDRESS	BUS
CLOCK GENERATOR		
DDR3		
CPU THERMAL SENSOR		
CHARGER		

PCB STACK UP

LAYER 1 : TOP
LAYER 2 :GND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : BOT

PCI DEVICES IRQ ROUTING

DEVICE	IDSEL #	REQ/GNT #	PCI_INT



PROJECT : AX2/7
Quanta Computer Inc.